VHDL-2019: Just the New Stuff

Part 3: RTL Enhancements

by Jim Lewis VHDL Training Expert at SynthWorks IEEE 1076 Working Group Chair OSVVM Chief Architect Jim@SynthWorks.com

SynthWorks

| VHDL-2019 | SynthWorks |
|--|------------|
| Copyright © 2021 by SynthWorks Design Inc. Reproduction of this entire document in whole for individual usage is permitted. All other rights reserved. | |
| In particular, without express written permission of SynthWorks Design Inc, You may not alter, transform, or build upon this work, You may not use any material from this guide in a group presentation, tutorial, training, or classroom You must include this page in any printed copy of this document. | |
| This material is updated from time to time and the latest copy of this is available at http://www.SynthWorks.com/papers | |
| Contact Information Jim Lewis, President SynthWorks Design Inc 11898 SW 128th Avenue Tigard, Oregon 97223 503-590-4787 jim@SynthWorks.com | |
| www.SynthWorks.com | |
| | |
| | 2 |

VHDL-2019: Just the New Stuff, Part 3: RTL Enhancements

- Agenda
 - VHDL is #1
 - What to Change and What not to Change
 - Conditional expressions
 - Conditional return
 - Inferring signal and variable constraints from initial values

SynthWorks

3

- All interface lists are ordered
- Allow functions to know the output vector size
- Optional semicolon at the end of interface list
- Component declaration syntax regularization
- Empty Records
- Attributes of Enumerated Types
- Range Expressions





What to Change & What not to Change

• Rules

- Don't break old code
- ... at least not intentionally and not without notification
- Mistakes happen less will happen if more people participate
- Some RTL things we talked about in Part 1
 - Interfaces
 - Conditional Analysis
 - Using Date and Time to create a hardware build time register (slide 17)
- Good things that will not change
 - Uniformity and Consistency
 - Strong Typing
 - Rich Math Capability
 - Conciseness (2008)

5

| Strong Typing (198 | 7) SynthWork | | | |
|---|--|--|--|--|
| Strong Typing = Strong e | error checking built into the compiler | | | |
| 60-70% of the time a strong typing violation is a bug | | | | |
| Rules are easy. | | | | |
| However, some are pack | kage specific (Numeric_Std vs Fixed_Pkg) | | | |
| Operation | Size of Y = Size of Expression | | | |
| Y <= "10101010" ; | number of digits in literal | | | |
| Y <= X"AA" ; | 4 * (number of digits) | | | |
| Y <= A ; | A'Length = Length of array A | | | |
| $Y \leq A$ and B ; | A'Length = B'Length | | | |
| W <= A > B ; | Boolean | | | |
| Y <= A + B ; | Maximum (A'Length, B'Length) | | | |
| Y <= A + 10 ; | A'Length | | | |
| V <= A * B ; | A'Length + B'Length | | | |
| | | | | |

SynthWorks

| Rich Math Capab | ility (87, 93, 96, 97, 08) SynthWorks |
|--------------------------|---|
| VHDL is Superior at N | lath |
| Package | Contents |
| standard | math for integer and real |
| std_logic_1164 | std_logic family + logic operators |
| math_real | log, trig, and random functions |
| math_complex | math and types for complex numbers |
| numeric_std | unsigned and signed |
| numeric_std_unsigned | unsigned math for std_ulogic_vector |
| fixed_generic_pkg | Generic unsigned and signed fixed point |
| fixed_pkg | Instance of the generic fixed package |
| float_generic_pkg | Generic floating point |
| float_pkg | Instance of the generic float package |
| • Made feasible by opera | tor overloading 7 |

































| Empty Records | SynthWorks |
|---|------------|
| 2019 makes element declarations optional | |
| <pre>record_type_definition ::= record { element_declaration } end record [record_type_simple_name] element_declaration ::=</pre> | |
| After conditionals, the record may end up empty | |
| <pre>type AbstractRecType is record `if (TOOL_VENDOR = "Xilinx") then ID : integer ; `elsif (TOOL_VENDOR = "Intel") then ID : std_logic_vector(7 downto 0) ; `end if end record AbstractRecType ;</pre> | |
| | 24 |

| Attributes for E • Use with any prefix P • An object with a s • Any scalar type o | SynthWorks numerated Types that is appropriate for either scalar type or subtype T, or an alias thereof, or r subtype T. |
|--|--|
| P'range P'reverse_range P'length | Range of the type T Opposite of the range of type T Length of type T (ie: number of values) |
| Extended to allow objuict | jects (subbullet 1 above) |
| P'base | Base type of T. Only used with other attributes |
| P'left | Leftmost value of type T |
| P'right | Rightmost value of type T |
| P'high | Upper (largest) bound of type T |
| P'low | Lower (smallest) bound of type T |
| P'ascending | TRUE if range is ascending (aka "to") |
| | 25 |

| Range Expressions | ynthWorks |
|--|-----------|
| With Ranges we can | |
| <pre>constant Aval : unsigned(7 downto 0) := X"4A" ; signal A : unsigned(Aval'range) ;</pre> | |
| • However, a range can not be passed. | |
| As a result, conversions in IEEE Fixed_Generic_Pkg either Pass the indices or Pass an object of the desired size Both to some degree are ugly | |
| signal A4 : ufixed (3 downto -3) ; | |
| A4 <= to_ufixed(6.5, 3, -3) ; pass indices | |
| A4 <= to_ufixed(6.5, A4) ; pass an object | |
| | |
| | 26 |









IEEE VHDL Working Group

Participation

- Individual, volunteer participation based.
- No fees or membership required except for officers
- Meetings are on-line, on GitLab issues, on TWIKI, and email
- We seek volunteers experienced in one or more:
 - VHDL design or verification
 - Language design (VHDL, Ada)
 - Programming Language Interfaces
 - Digital design experience (DSP, Floating-Point, ...)
 - Latex
 - Commercial, University, or retired
- We seek input for 202X
 - Please share with us 10 capabilities you would like to see
 - https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues
 - Please search the list before adding new items
 - If your idea is already there, add a comment "me too"

31

32

SynthWorks

Summary

- VHDL-2019 was
 - Requested by users
 - Ranked by users
 - Scrutinized by users
 - Written by Users
 - Balloted by the VHDL community
- It should be clear that the VHDL user community wants these features
 - I am happy to see that Aldec is well into their implementation
 - Hopefully, others will be soon
- Be sure to talk to your simulation vendors about VHDL-2019
- VHDL-202X work is already in process. Join us.
 - See: http://www.eda-twiki.org/cgi-bin/view.cgi/P1076/WebHome
 - See: https://ieee-p1076.gitlab.io/About/index.html

SynthWorks VHDL Classes

- Comprehensive VHDL Introduction 4 Days / 9 on-line sessions https://synthworks.com/comprehensive_vhdl_introduction.htm Learn VHDL for FPGA and ASIC design and verification. Class covers syntax, RTL coding, and testbenches. Class comes with your choice of an Altera or Xilinx FPGA board to make sure you understand the whole process from simulation to chip
- VHDL Coding for Synthesis 4 Days / 8 on-line sessions <u>http://www.synthworks.com/vhdl_rtl_synthesis.htm</u> Learn VHDL RTL (FPGA and ASIC) coding styles, methodologies, design techniques, problem solving techniques, and advanced language constructs to produce better, faster, and smaller logic.
- Advanced VHDL Testbenches and Verification 5 days / 10 on-line sessions <u>http://www.synthworks.com/vhdl_testbench_verification.htm</u> Learn the latest VHDL verification techniques including transaction based modeling, self-checking, scoreboards, memory modeling, functional coverage, directed, algorithmic, constrained random, and intelligent testbench test generation. Create a VHDL testbench environment that is competitive with other verification languages, such as SystemVerilog or 'e'. Our techniques work on VHDL simulators without additional licenses and are accessible to RTL engineers.